ML17303A183
| ML17303A183 | |
| Person / Time | |
|---|---|
| Site: | Palo Verde  |
| Issue date: | 12/19/1986 |
| From: | Haynes J ARIZONA PUBLIC SERVICE CO. (FORMERLY ARIZONA NUCLEAR |
| To: | Knighton G Office of Nuclear Reactor Regulation |
| References | |
| ANPP-39451-JGH, TAC-56654, TAC-62796, TAC-64581, NUDOCS 8612300237 | |
| Download: ML17303A183 (38) | |
Text
REQULATORKNFORNATION DISTRIBUTION EN <RIDS)
ACCESSIQN NBR: 8612300237 DOC. DATE: 86/12/19 NOTARIZED:
NQ DOCKET 0 FACIL:STN-50-528 Palo Vev de Nuclear Stati one Unit ii Av'izona Pub li 05000528 STN-50-529 Palo Vev de Nuc leav Stations Unit 2>
Av'izona Pub li 05000529 STN-50-530 Palo Verde Nuclear Stationi Unit 3> Arizona Pub li 05000530 AUTH. NAKE AUTHOR AFFILIATION HAYNES> J. 0.
Av izona Nucleav'ouer ProJect (formev lg Av i zona Public Serv RECIP. NANE RECIPIENT AFFILIATION KNICHTON> C. W.
PWR Prospect Directorate 7
SUBJECT:
Submits suppl responses to SPDS isolator questions reflecting v esults of addi isolatov testing.
DIBTRIBUTION CODE:
- OOOO COPIEB RECEIVED: LTR
~ ENCL Q BIIE:
TITLE: OR/Licensing Submittal:
Supp 1 1 to NUREQ-0737(Generic Ltv'2-33)
NOTES: Standardized plant. N. Davis> NRR: 1Cg.
Standardized plant. N. Davis. hfRR: 1CM.
Standardized plant. N. Davis'RR: iCg.
05000528 05000529 05000530 REC IP IENT ID CODE/NANE PWR-B ADTS PWR-B PEICSB PWR-B PD7 LA LICITRA>E PWR-B RSB INTERNAL ADN/LFNB NRR BWR ADTS NRR PWR-B ADTS IB RE FIL S EXTERNAL: LPDR NSIC NOTES:
COPIES LTTR ENCL 1
1 2
2 1
1 1
1 1
1 1
0 1
1 1
1 1
1 RECIPIENT ID CODE/MANE PWR-B EB PWR-B FOB PWR-B PD7 PD PWR-B PEICSB IE/DEPER/EPB NRR PAULSQN> W NRR/DSRO ENRIT NRR/DSRO/RSIB RGN5 NRC PDR COPIES LTTR ENCL 1
1 1
7 7
1 3
3 1
1 1
1 1
1 1
1 1
1 TOTAL NUBBER OF COPIES REQUIRED:
LTTR 32 ENCL 31
M
,v M
I
<<M I
(<<
g<<f Cl v Il
<<f ht I'I M
Ig5 M
fl, f
I)
)
I'>>
I>>1 f <<1l
]i>>
.<<'k li I I I h
p a" M')MI>><<.
ICM'< "
>>k
'J
> '<<'ff>>
')>>'p P Ch>>",'.>>-
<<<<V 'j,*1<<,
<<>>I (I P
~ 'Mv
.I.<<<<.l,<< jl
)I M
c
~
M
<<tl 4A Jl M($
h,
~
<<I h
'l:
I I d
v 'I l'
v
'Iy l l, f,II M
Jl yII(
j<<
f',
<<Iv l f <>'ii,)c~..p t'~>
0!h.hk lP"3 M "~C>>'.'.0'.
- ,f~'3.J R<<f
>>3'cf>>fl f
f>>M
.j),
Arizona Nuclear Power Project P.o. BOX 52034
~
PHOENIX, ARIZONA85072-2034 December 19, 1986 ANPP-39451-JGH/MAJ/98.05 Director of Nuclear Reactor Regulation Attention:
Mr. George W. Knighton, Project Director PWR Project Directorate
¹7 Division of Pressurized Water Reactor Licensing B
U.S. Nuclear Regulatory Commission Washington, D.C.
20555
Subject:
Palo Verde Nuclear Generating Station (PVNGS)
Units 1, 2 and 3
Docket Nos.
STN 50-528 (License NPF-41)
STN 50-529 (License NPF-51)
STN 59-530
Response
to NRC Safety Parameter Display System (SPDS) Isolation Questions File: 86-A-056-026
Reference:
(1)
Letter from J.
G.
- Haynes, ANPP, to G.
W. Knighton,
- NRC, dated September 29, 1986 (ANPP-38447).
Subject:
Response
to Perform Maximum Credible Fault Testing on SPDS Isolation Devices.
(2)
Letter from E.
E.
Van
- Brunt, ANPP, to G.
W.
- Knighton, NRC, dated March 14, 1986 (ANPP-35548).
Subject:
Response
to Six NRC Questions on SPDS Isolation Devices.
Dear Mr. Knighton:
In Reference (1),
ANPP committed to perform additional SPDS isolation device testing and supplement the responses to the staff's isolator questions (Reference 2) to reflect the results of the additional testing.
Attached are the ANPP supplemented responses to the isolator questions reflecting the results of the additional isolator testing.
The ANPP test results were also reviewed and accept-ed by the staff during the
- November, 1986, PVNGS SPDS Site Audit and at a meeting held on December 9, 1986, in Bethesda, Maryland.
If you have any questions, please call Mr. William F.
Quinn of my staff at ext.
4087.
Very truly yours, J.
G; Haynes Vice President Nuclear Production JGH/MAJ/rw.
F 8/$ 2/002/7 PDR
@DOCK 05000528 P
PDR (0
0 I
~ ~
lp I
1 L
Mr. George W. Knighton
Subject:
Response
to SPDS Isolation Questions ANPP-39451 Page 2
CC:
0.
M. De Michele E. E.
Van Brunt, Jr.
E.
A. Licitra (w/a)
A. C. Gehr (w/a)
R.
P.
Zimmerman (w/a)
L. Beltracchi (w/a)
0 s
II
'I II 1
1 Jl I
For each type of device used to accomplish electrical isolation, describe the specific testing performed to demonstrate that the device is acceptable for its application(s).
This description should include elementary diagrams where necessary to indicate the test configuration and how the maximum credible faults were applied to the devices.
ANPP RESPONSE As previously discussed in ANPP-35548 dated March 14,
- 1986, a "hi-pot" and "surge withstand" test were performed.
In addition to this testing the following additional tests were performed by ANPP to satisfy the NRC staff request.
To demonstrate that the SPDS isolation devices are acceptable for their application, an isolation barrier qualification test was performed.
This test was based on the guidance provided in IEEE 279-1971 and IEEE 384-1981.
The test was completed with the purpose of collecting data on the performance of the SPDS isolation devices when the isolators were subjected to:
(A)
A maximum credible voltage/current transient applied to the isolations device non-Class 1E side; (B)
- Shorts, grounds and open circuits occurring on the isolators non-Class 1E side.
These tests were performed and documented per the procedure titled "Procedure For Testing The Energy Incoxporated Class IE Analog Model 80798-58 and Digital Model 80643 Isolation Devices As Used In The ERFDADS System (SD)", Revision 0 and Errata sheets.
The test procedure was created to define test methodology, test
- setup, test criteria and documentation of performed actions.
The general methodology of the test procedure is as follows:
(A)
Perform a functional test of each channel of the isolator cards prior to performing either the
- MCF, open or short testing to prove that the channels to be tested function properly:
(B)
Perform a
short/open test which places a
short and open at the isolators output while monitoring the isolators input signal to prove that there is no breakdown of the isolation barrier of the specific cards.
(C)
Perform an applied transient test that applies a voltage/current
'ransient which is similar to that defined by the maximum credible fault transient'.
The, transient was applied 'to the output leads of the isolator channel 'while monitoring, the isolators input (Class 1E) side of the channel under test, to prove the isolator fulfills
, its intended function.
)
"I II 1I
t Pl
(D)
Perform an applied transient test that applies a voltage/current transient which is similar to that defined by the maximum credible fault transient.
This transient was applied to the power supply terminals while monitoring the isolators input (Class 1E) side of the channel under
- test, to prove the isolators fulfill their intended function.
The test procedure also included sections regarding test prerequisites, test acceptance criteria, test equipment required, methods of documenting test results, figures for test rig setup and detailed instructions for executing the test in a safe and orderly manner.
Elementary diagrams '(Figures 1C, 1D, '1E, 1F, 1G, and 1H) that indicate the open/short/maximum credible fault test configuration and how the maximum credible fault was applied to the isolation devices are attached.
A
iSOLATOR Ul IDER TEST 7
R TB POWER
-APPLY
+1 QQQ 15 POWER SUPPLY h
<NALOG ISOt >TOR FuNCTlON<L rEST FIGURE lA
ISOLATOR UNDER TEST U17 V18 TB POWER UPPLY V
~ 5 COM.
POWER SUPPLY DIGI TAL ISOLATOR FUNCTIONAL TEST FIGURE 1B 0
STORAGE OSCI L LOSCOF'E CH-2 C H-i s
'VI ISOLATOR UNDER TEST 5
r n
A tl>
C -l5 Fgwe ~
Supp<.y
- FGwEP, SUPPLY COV.
PowER
- SUPPLY, ANAt 06 ISOLATOR OPEN/ SHORT FAULT TEST
STORAGE OSCILLOSCOPE.
CH-2 t H-1 V) i m
ISOLATOR UNDER TEST RI7 V,I8 VO
)0 C
+)5 Vtwew HOP'Pi Y PGV/ER SUPPLY COP.
POVtFR-SUPPI Y DIGlTAL ISOLATOR ppENI SHORT FAULT TEST
h j
STRIP CHART RECORDER CH-$
C
~
~
10 C 1 )
~ l 10
'ISOLATOR '
UNDER TEST
~ Hl AX]
F A
POItER SOURCE CON.
PO>/ER
'UPPLY
-15 CH-1 10=T3 CH-2 ANALOG ISOLATOR SIGNAL.TRANSIENT FAULT TEST STRIP CHART RECORDER
'0
I STRIP CHART RECORDER CH-g
~
~
10 CH-3
~
4 IO ISOLATOH
~ UNDER TEST U,17 Y,18 Bl
~ Hl;
~X1I 10 Bl POVlER SOURCE
~
- +5
- COM,
~
POWER SUPPLY
~
~
D I GI TA L SOLA.TO R S I GNAL TBANS F NT FAULT TES T
~
~
T3 6+
CH"2.
CH-1 STRIP CHART RECORDER
I
STRIP CHART RECORDER CH-f 10 C))-3 1O V
)SOLATOR UNDER lES T Sc 0-A Bl POV/ER SOURCE.
8+
'H-1 ANALOG ISOLATOH t20 VAC TRAXSiF.NT FAuLT TEST STRIP CHART RECORDER
y
~ )
~
~
~
STRip CHWRT RECORDER CH+
IO.
U,17 I SOLA TOR UNDER v,)s TESr-
~ Hl
~X1 POWER SOURCE r
L
- I Pr I
~'
'I 120 1
l Ij T."j
'Lf lg 10 T3 8+
Disci TAL iSOLATOR VAC TR4hlSIEHT FAULT.TEST STR[P CHEART RECORDER
t Y
'i
Provide data to verify that the maximum credible faults applied during the test were the maximum voltage/current to which the device could be
- exposed, and define how the maximum voltage/current was determined.
ANPP RESPONSE To determine the magnitude of the MCF that the PVNGS SPDS isolation devices would be exposed to, several bolted-fault scenarios were considered.
Scenarios that are not in the plant design bases due to very low probability of occurrence were eliminated.
The SPDS isolation device MCF calculation was performed to determine the MCF voltage/current available at the isolation devices non-1E side (output).
The results of the calculation which considered the case of two bolted-faults (Faults 81 and 82 on Figure 2A) at the SPDS (ERFDADS) isolation cabinet.
Figures 2B and 2C indicate that a
MCF of 9:5 amps at 120 volts are credible through the isolation device non-Class lE output signal cables and a
MCF of 207 amps at 120 volts at the isolation device power supply, respectively.
t
ION DEVICE IBLE FAUL SPDS ISOLAT CRED NORMAL IOOV MCC I
1 I
E-NI.IN-MI008 l
I BACK-UP 480V MCC I
1 I
E-PHB-M3208 I
II IIIIIII II I
I I
II I
I I
II II IIIIII
,'I I
I I
IIII I
LTAGE REG.l 80V-I20V, IS, 25KVA I
I E-NNB-Vld I
l
) 8OA l
I CLASS I-E I
I I
I
) 80A I
I I
I I
1 VO I
J E-NNI'I-VI2
'J-SDA/C/N-C05 ISOL. CAB.
I
'-SDA-C07 TFRM. CAB.
IE INPUT SIGNALS
~I I
l OYi' N-I-I I
2-I/C¹0/0 III'(ALL COND.)
I OUTPUT SIGNALS 2-I/C¹ 0/0 55'(ALL COND.)
TRANSFER SW.
Qi I
NC NO l
I L
I l
250A 6OA
'2-DI207 l
PP Y
. (IPP F2 2/C" 0 350'(ON TRAYS)
"22ANG PREFAB CABLES 375'(ON TRAYS)
I I
I I
I I
l 0>
I I
I I
04 E-NNN-DI2 l20VAC DISTR. PNL.
UNGROUI'lDF0 3/C IO I
l30'(ALL COND.)
52-05 l'5A 1
3/C IO J
56'(ALL COND.)
E-SDN-,D03.
I20VAC DISTR. PNL, ERFDADS
.EALILT.
RI pi XI R3 X3 X5 120VAC I FI VR XVR TOTAL IMPEDANCE CABcE Ql Q~
Q~
Qs VOLT. REG.
12.35
.03
.316 R
.0056
.00286
.1815
.02037
.116
.00344 120YAC I FI 12.66 0.373 TOTAL 12.66~
0.373~
rl g>
Pl (2)
SUBSTITUTING VALUES I FI =
(12.66)
+(.373)
( p
=
~5AgP!j
~ ~
FAULT
~
2 120VAC R
I Ql XI I F2 R3 PB X3 VR XVR TOTAL IMPEDANCE CABLE Ql QB Q4 VOLT. REG.
TOTAL R
.0056
.00286
.I845
.02037
.2753
.00814
.3I6
.4654n
.347 n I20VAC IF2
.4654 FROM EQUATION (2)
Provide data to verify that the maximum credible fault was applied to the output of the device in the transverse mode (between signal and return) and that other faults were considered (i.e.,
open and short circuits).
ANPP RESPONSE The signal transient fault (Fault 81) was applied to the output leads (power source) of the isolator channel while monitoring the isolation input (Class 1E) side of the channel under test.
The test configuration is shown on Figures lE and 1F.
The power supply transient (Fault 82) was applied to the power supply terminals while monitoring the isolators input (Class 1E) side of the channel under test.
This application of this MCF is shown on Figures 1G and 1H.
Open and short circuits to the isolation device outputs are as shown on Figures 1C and 1D.
(4)
NRC QUESTION Define the pass/fail acceptance criteria for each type of device.
ANPP RESPONSE The pass/fail acceptance criteria used for evaluating the digital and analog SPDS isolators under test conditions is:
(a)
That there is, no barrier breach of the non-lE system through the isolator to the 1E system, or, (b)
If there is a barrier
- breach, the breach does not significantly impact the class lE system from meeting is minimum performance requirements as specified in the PVNGS design basis.
The ANPP acceptance criteria is defined in the context of and is consistent with Regulatory Guide 1.75, Revision 1
and IEEE standards 384-1974 and 279-1971.
The utilization of the acceptance criteria is described below.
Test Results:
(a)
Si nal Transient Fault Test (Fault 81)
Analog Isolator Model 649-1 These isolators were tested and promptly opened internally after a
brief period (2
ms.)
of current flow.
Overall results show that no breakthrough of the individual channels isolation barrier occurred.
Analog Isolator Model 798-58 These analog isolators are similar in design to the Model 649-1 but each output of each channel provided a
18 volt varistor for protection.
Overall results show that no breakthrough of the isolation barrier occurred on any of the channels tested.
Digital Isolator Model 643-1 At the application of the 120VAC transient signal, the output capacitor (1 ufd/35V) fails in the short mode because of excessive voltage application beyond the dielectric rating.
The isolator integrated circuit isolation barrier is then faulted due to excessive heat dissipation of the output transistor causing the voltage remaining on the output (Non QlE) terminals to appear on the input.
In this specific
- test, 120VAC was applied
. through a
simulated 13 ohm line resistance to the isolator output terminals.
A current of approximately 8.0 amps was then flowing through the shorted output capacitor causing a
voltage drop of approximately
,I ~ l
~
I ~ ~
l I
I
~ 'I ~
~
~I>>>>>>" >> I I
~ r a
f "
)
I II
~
I
~
0.5V.
As the isolation barrier was
- breached, this 0.5V appears across a
2000 ohm resistance in the test jig which results in a fault energy of 0.125 mw.
This voltage appeared on all channels as the failure mode was similar on all tested channels.
(b)
Power Su 1
Transient Fault Test (Fault //2)
Analog Isolator Model 987-58 The application of the transient quickly rendered the isolator integrated circuit inoperative with no physical damage or no isolation barrier breakthrough.
Analog Isolator Model 649-1 The application of the transient voltage quickly rendered the isolator integrated circuit inoperative with no physical damage or no isolation barrier breakthrough.
Digital Isolator Model 643-1 The application of the transient voltage caused the output transistor to short subsequently impressing 120VAC across the output capacitor resulting in the breakdown of the dielectric.
This breakdown of both the output transistor and capacitor resulted in flow of high
- current, high heat dissipation within the isolator and subsequent breakdown of th'e isolation barrier.
At this time, the voltage drop across the shorted
'output capacitor was observed across the input (QlE) terminals of the isolator card.
The transient lasted from 1/4 to 1 cycle in duration applying a
maximum of 0.4 volts across the input (QlE) terminals.
(c) 0 en/Short Fault Test The results of the open/short tests were documented by oscilloscope photographs showing the switching transient of the load switching and the magnitude of the applied signal.
During the test of card type 643-1, serial
- 165, a small spike appeared simultaneously with the switching transient.
The appropriate test steps were re-performed a
number of times with no re-occurrence.
The small spike was deemed noise due to external interference.
RESULT ACCEPTANCE:
(a)
During the transient testing the analog isolators did not allow a fault signal to migrate into the isolator Class lE side.
Therefore, the analog isolators are acceptable for their intended application and no additional circuit analysis was performed.
~ s'a sa
~ s IE
~
sl ~ I
's
~
s
~
~t P~
I\\ll a
)
P SI
~
S ~
S
'I III ~
(b)
During the transient testing the digital isolators did allow an average signal of 0.5 volts into the isolator Class lE side.
A detailed digital circuit analysis was performed and identified that the 1E field contact inputs are rated at 120
- volts, and at least 1 amp, therefore the breakthrough voltage into the isolator Class lE side will not significantly impact the field contact input. It should also be noted that the normal voltage across the contact input is 48 volts at 0.5 ma while the contacts have a
minimum rating of 125 VAC at 1
amp.
Even though the digital isolators did pass a
small voltage across the isolation barrier, the impact upon the Q1E circuit was insignificant within the guidelines of R.G.
1.75 and IREE 384 and therefore are acceptable for their SPDS application.
(c)
In conclusion, the testing and analysis performed by ANPP shows that both the digital and analog isolators used in the PVNGS SPDS application meet the guidelines of R.G.
1.75, Revision 1,
IREE standards 384-1974 and 279-1971 and are acceptable for use.
II
'L
~
II t
A 4
II 1
il v
~" PL I
il 8 0 tl l4' J 4 QW W Wp 4 I W
I'l 4%
I f te<<w.
f J
t l
1
~
~
f f
ll