ML20132C539

From kanterella
Jump to navigation Jump to search
Rept of Resolution of Electromagnetic Interference Effects on Bailey Input Logic Modules
ML20132C539
Person / Time
Site: Hope Creek PSEG icon.png
Issue date: 06/30/1985
From: Van Staveren D
Public Service Enterprise Group
To:
Shared Package
ML20132C527 List:
References
NUDOCS 8507300347
Download: ML20132C539 (50)


Text

,.

JUL -3 '85 0 F 8 4 7 5 2 June 301985 2

4 10855 - HOPE CREEK GENERATING STATION REPORT OF RESOLUTION OF EMI EFFECTS ON BAILEY INPUT LOGIC MODULES

.i D.A. van Staveren 8507300347 850725 PDR ADOCK 05000354 PDR E

R -3 E0? 84 75 2 CONTENTS PARAGRAPH, PAGE 1.0 PREFACE 1

1.1 DESCRIPTION

OF EMI EFFECTS 1

1.2 HISTORY 1

1.3 EXTENT 2

1.4 RESOLUTION 3

1.5 CONCLUSION

5 2.0 REVIEW 6

2.1 SYSTEM TO FIELD CONNECTIONS 6

2.2 CONFIRMATION OF PLANT INPUT CONFIGURATIONS 6

2.3 VOLTAGE INPUT TO BAILEY SYSTEM 15

~

FIG. 2.1 SYSTEM TO PLANT CONNECTIVITY.

16 FIG. 2.2 TYPICAL FIELD INPUT.

17 l

FIG. 2.3 TYPICAL FIELD OUTPUT.

18 FIGS. 2.4-2.8 SAMPLE CONNECTION DIAGRAMS.

19-23 3.0 THREAT ANALYSIS: WIRE TO WIRE COUPLING 24 3.1 DOMINANT COUPLING MECHANISM FOR EMI 24 3.2 WIRE-TO-WIRE COUPLING VIA INTRA & INTER-CABLE MEANS 25 3.3 MITIGATION OF EMI 26 3.4 EXPERIMENTALLY MEASURED TRANSIENT VOLTAGES 27 FIG. 3.1 DOMINANT THREAT COUPLING MECHANISM 28 FIG. 3.2 INTER / INTRA CABLE COUPLING 25 FIG. 3.3a - 3.3c CULPRIT WIRE TRANSIENT VOLTAGES 29-30 FIG. 3.4 VICTIM WIRE TRANSIENT VOLTAGES 31 FIG. 3.5 TABLE OF THREAT RANKING 32 4.0 CIRCUIT DESIGN FOR IMMUNITY TO EMI.

33 4.1 THEORETICAL MAXIMA OF AMPLITUDES AND DURATION OF TRANSIENTS 34 4.2 MAXIMUM VICTIM-WIRE VOLTAGE 36 4.3 MEASURING TRANSIENT WITHSTAND CAPABILITY 37 4.4 RELATIONSHIP OF THEORY TO OBSERVED TRANSIENTS 38 4.5 DETERMINATION OF IMMUNITY TO EMI 38 FIG. 4.1 ORIGINAL AND REVISED INPUT CIRCUITRY 39 FIG. 4.2 TRANSIENT THREAT VS. INPUT BUFFER IMMUNITY 40 FIG. 4.3 480v BREAKER CIRCUIT 41 5.0 OTHER SOLID STATE DIGITAL SYSTEMS EVALUATION 42 5.1 EMERGENCY LOAD SEQENCER 42 5.2 RADIATION MONITORING SYSTEM 42 5.3 REDUNDANT REACTIVITY CONTROL SYSTEM 42 6.0 EFFECT OF DESIGN CHANGE ON BUFFER INPUT CONTACTS 43 6.1

SUMMARY

43 6.2 RESOLUTION 44 6.3 TURN ON/ TURN OFF TIMES 44 FIG. 6.1 INPUT FANOUT TABLE 45 FIG. 6.2 CURVE OF TURN-ON TIMES OF INPUT BUFFERS 46 FIG. 6.3 CURVE OF TURN-OFF TIMES OF INPUT BUFFERS 47 7.0 APPENDIX A.

48

it -3 '85 0 F 8 4 7 5 2 REPORT OF RESOLUTION OF EMI EFFECTS ON BAILEY INPUT LOGIC MODULES 1.0 PREFACE This report pertains to the effects of EMI encountered with the Bailey Logic Modules at HCGS during start-up testing in September 1984.

The report covers the history, description taken to nullify these effects. It does not the steps and matters relating to RFI which will be the subject of a cover separate report._

1.1 DESCRIPTION

OF EMI EFFECTS l

During pre-operational

testing, incorrect actuation of digital input modules was noted in the form of erroneously activated indicating lights on the main control panel and 1

I incorrect logic module operation.

1.2 HISTORY Malfunction of the Bailey Model 862 input modules was identified by the Public Service Start-up Group and Bechtel, and was verbally reported to Region I, Office of Inspection and Enforcement on September 14, 1984..

The following observations were made:

1.

While testing Motor Operated Valves in the Condensate

System, indicating. lights on the control panels were erroneously illuminated.

Furthermore, the condensate pump failed to start when the BCCo logic system was incorrectly set due to a false signal indicating that the pump discharge valve was 30% open.

2.

During the pre-operational testing of the 4.16 KV and 7.2 KV switchgear, a BCCo flip flop was set in spite of its input being deactivated.

An initial review of the BCCo logic system, the field wiring and the power supply indicated no evidence of a design deficiency or incorrect installation.

Testing of the BCCo logic modules found no faulty or damaged components.

i l

l.

I i

1.3 EXTENT 4

2,248 BCCo Mbdel 862 input

modules, each with a maximum

_ capacity of 8 inputs are affected. These modules are designed to function as input isolation between field actuation devices, such as relay contacts or position switches and the solid state control logic system. They are used in both Class 1E and non-1E systems.

Incorrect actuation in 1E circuits could result in the inability to bring the plant to a safe shutdown condition.

i After the pre-operational testing had identified the j

incorrect actuation of the logic system, PSE&G performed a 4

2 series of exploratory tests to determine the cause of the effects. These included tests on a number of valves to insure that it was not an isolated case. All tests showed the same 3

phenomenon.

l Two types of induced voltages were identified:

i 1.

An induced steady state voltage from 30 to 90 volts AC I

RMS.

2.

Voltage spikes as a result of de-energizing coils in circuit breakers.

4 The testing revealed that the principal cause of falsing was high voltage transients occurring when inductive loads, such as a circuit breaker coil, are deactivated. That voltage is j

coupled from a load (culprit) wire to an input (victim) wire l

via wire-to-wire capacitance. Worst case, the victim wire is bundled in the same cable as the culprit wire and the victim I

wire is open at the field end, the induced voltage is large enough to cause the system to "think" that it has a valid input.

I An investigation of the input circuit on the BCCo 862 logic modules confirmed the inability to discriminate between actual signals and induced voltages and showed little capability of noise suppression. Any voltage above 10 volts was processed as a valid signal.

D 1

i f.

-,.---y

_-,-__7

.,.,_.e m.-e---r-we-e-*----------------e.-

- -. - - - - - - - - =

i i

1.4 RESOLUTION Bailey Controls Company were notified of the malfunction and r

sent engineering and test personnel to the jobsite.

Further testing was done with Bailey present.

The testing was structured to qualify and quantify the worst case field condition for both steady state and induced voltages. This exploratory testing at the jobsite indicated that a redesign of the input circuit was the most effective means to correct the EMI susceptibility of the Bailey 862 logic system.

i A consulting firm, specializing in EMI/RFI effects, was then J

retained by Bechtel for independent analysis of the cause, extent, evaluation and recommended solution.

Their services to include the following:

1.

Assist in the analysis of actual wiring layout and l

practices to identify the

" worst case" physical arrangements for noise induction. Evaluate field worst case" test mock-up.

Validate analysis with computer simulation and/or laboratory tests.

2.

Provide analysis of the existing and proposed input buffer designs to determine noise rejection capabilities, rejection of crosstalk among control cable conductors, effects due to component tolerances, and a critique of the design in general.

Provide circuit designs, component values and limited test data.

3.

Submit a report on evaluation of recommended solution and laboratory test and/or computer simulation results.

i 4.

Assist in the development of a final report.

The consultant visited the Hope Creek jobsite to carry out preliminary testing and survey the overall problem.

l Following the jobsite

visit, the consultant reported his t

findings to Bechtel on October 12 1984. A further meeting at the consultant's offices on October 23 1984 established the i

following plan:

1.

Perform exploratory testing at the jobsite to determine the worst case field conditions.

2.

In conjunction with 1, conduct a survey at Bechtel's San Francisco office to accomplish the following:

i a)

Review all documentation pertaining to equipment, control

panels, valves and McC's to identify all inductive loads connected to Bailey system cabinets.

l l :

--e g,-

, -. - -,,- c m n r--

,,,-,v-

---r----

1. 4^

RESOLUTION (Cont.)

b)

Analyze cable configuration to identify the number of conductors within a

cable carrying inductive loads.

c)

Analyze operation,of subject equipment to evaluate probability and frequency of repeated bursts.

d)

Analyze the highest probability of simultaneous de-energization of the maximum number of inductive loads.

e)

Determine the maximum allowable delay for switching circuits and the minimum time allowed between start and restart attempts.

f)

Determine the numbers of AC wires in each cable carrying logic inputs.

g)

Identify the lengths of the cables carrying inductive load currents.

h)

Investigate the configuration of neutral returns.

i)

Locate cases where 24v DC logic inputs are cabled with wires driving 120v AC or 125v DC inductive

' loads.

j)

Determine the L x I (Inductance x Current) product of loads to establish the worst case threat.

k)

Determine the frequency of transient repetition.

1)

Identify input voltages and tolerances to the Bailey system.

3.

Conduct an analytical survey at the consultant's laboratory, using the data from 1 and 2 above, as the means of determination of the correct design.

4.

Construct and test a laboratory prototype of recommended design 5.

Compare theoretical and practical results and discuss with Bailey.

6.

Bailey to produce production prototypes for testing and verification of design.

I l

1.4 RESOLUTION (Cont.)

j 7.

Release Bailey for production.

8.

Prepare final report.

i 9.

Review all other systems at Hope Creek to determine potential susceptibility to same effects.

1.5 CONCLUSION

Final resolution took place by November 17 1984 when Bailey, working with Bechtel and the consultant, developed a version of the revised input buffer circuit that was shown to withstand the transient environment known to exist at the plant.

The performance of the revised circuit was evaluated by the consultant and correlated with the threat data that had been compiled through prior experiments and theoretical i

studies.

The consultant's report to Bechtel concludes that the new circuit will eliminate the types of EMI effects that were encountered at Hope Creek with the Bailey 862 Logic Module.

I PSE & G is committed to monitoring the functionality of all these modules during their pre op testing.

l i

i i

1 l 4


,---,--.n,----n-,--

-n----,----,,.,_

I I

2.0 REVIEW 2.1 SYSTEM TO FIELD CONNECTIONS l

Figure 2.1 (Page 16) illustrates the basic Bailey Logic System-to-Plant connectivity. Figures 2.2 and 2.3 (Pages 17 &

18) show typical field input and output circuits.

The cables and field wiring considered in thi,s report are restricted to the inputs to the Bailey 862 logic and termination cabinets.

I The Bailey Logic System, controls most Balance-of-Plant items of equipment, both safety and non-safety

related, and interfaces with the GE NSSS for information display purposes.

There are 2248 printed-circuit input buffer cards, each with eight inputs, totaling 17,984 inputs, for" sensing the status of various plant items including switchgear and motor control

centers, valve actuators and other equipment that.has a change of state due to process control functions. The inputs are processed by the System and outputs to equipment, annunciators and operator displays.

i Field wiring is typically # 12 & f 14 AWG insulated wires, spiraled within the the outer jacket to provide physical flexibility of the resulting multiconductor cable and surrounded Eby an overall outer insulating jacket.

2.2 Confirmation of Plant Input Configurations.

A.

SYSTEM CATEGORIES All loads connected to the Bailey 862 interposing logic system were reviewed to determine those circuits which will present the worst case voltage induction problem.

The loads were categorized as follows:

l Category I. Starters Category II. Solenoids t

Category III. Breakers Category IV. Low or non-inductive loads J

Category V. Multiplexed loads Category VI. Relays i

Each category was reviewed to identify cases that contained factors indicating worst case conditions.

i f

B.

120v AC INPUT Since the revised design of the input circuit on the Bailey logic modules has been shown to reject all 120v AC induced

noise, the steady state voltage induction problem is not l

considered in this review.

l l

2.2' Confirmation of Plant Input Configurations. (Cont.)

C.

24v DC INPUT Although the revised input buffer provides enhanced immunity to transients for all three input configurations

- 125v DC, the 24v DC input configuration is 120v AC and 24v DC excluded from consideration here. There are no 24v cables connected to inductive loads that would cause a problem.

D.

125v DC INPUT Circuits have been identified in this review that contain factors or combinations of factors indicating that, within the scope of this

review, the circuit will encounter or produce transient voltage induction problems of a large magnitude. Figures 2.4 through 2.8 show the configuration of the cabling for each individual circuit.

CATEGORY I - STARTERS Only the size 1 starters (for use with motors (10 h.p.) are energized directly from Bailey through a dry contact in the logic system.

The remainder of the starters (sizes 2,3 and 4 for motors with ratings of less than 25, 50 and 100 h.p.,

respectively) are energized via pilot relays and therefore are considered under category VI.

All the MCC starters (sizes 1 thru

4) are fitted with surge suppression devices across their coils.

This device limits the amplitude of the transient to approximately 220v p.p. The magnitude of the induced transient is therefore similarly limited.

For the reasons stated above, none of the starter circuits will contain worst case conditions.and therefore are not considered further in this review.

CATEGORY II - SOLENOIDS Two cases have been identified:

CASE 1: FEED WATER HEATER VENT VALVES. (Fig 2.4, page 19)

Load:

Six ASCO solenoid valves Model no. HT8316165. Each 2.5H,

130mA, 0.33AH, controlled from one hand switch. 120v AC.

Tag No's: SV-1510A, 1519A, 1528 A, 1543A, 1545A, 1568A.

1,

m.. _, _ -,

-, _. _ _ _, _ _ _ _ _.. -..,.... _, _ _ _. =.

2.2 Confirmation of Plent Input Conficurations. (Cont.)

CATEGORY II - CASE 1 (Cont.)

Location: Facility A; engineering area 11; elevation 102'.

i Solenoids are valve mounted on feedwater htr. S/U i

and operating vent valves tagged HV-with the same numbers as the solenoids.

l Cable:

l BECHTEL:

6 cables (1 per solenoid), NP1F0125-B thru G; SV's to term, box 1NTB1236, length from 106' to 156'.

1 Each cable: 3 culprit; 1 victim; 1 neutral.

1 2

parallel

cables, NP1F0125-H J; length 360' Termination Cabinet to term. box 1NTB1236.

l Cable H:

19 conductor; 11 culprit; 5 victim; 1 t

neutral; 2 spare.

Cable J:

3 conductor; 2 culprit ; 1 victim.

BAILEY:

2

cables, 122241A, 1Z2242A;
length, each 29' -

Logic Cabinet to Termination Cabinet.

l Cable 122241 A: 12 culprit; 6 victim.

)

Cable 1Z2242A: 6 culprit; 6 neutral.

Transient Repetition Frecuency During normal plant operation, air is vented from the feedwater heaters through an orifice in the operating vent.

l Vent valves are used only during startup. No conceivable j

circumstances could result in cycling the valve more than once per second.

i CASE 2: CONTROL AND INDICATION FOR ADS PILOT SOLENOID VALVES (Figure 2.4,page 20) 8 Load:

Four parallel connected solenoid valve / relay pairs.

Solenoid: Target Rock P/N 1/2 SMS-A-01, 125v DC, 300mA 20.2H, 6.06AH.

Tao No's: SV-3652A,-3653A,-3654A,-3655A

)

1

' i

s i

h 2.2 Confirmation of Plant Input Configurations. (Cont.)

CATEGORY II - CASE 2 (Cont.)

Location: Facility C; engineering area 17; elevation 121'.

i Solenoids are. valve mounted on ADS valves 1-SN-PSV-F013A, B, C, D.

Relay: Agastat type GP 125v DC: 100mA, 45H, 4.5AH.

GE Relay Tao No's: K40B, K41B, K42B, K43B.

Location: GE panel H11-P628 (10C628); Fac. E; elev 102'.

Cable:

BECHTEL:

Control only, no indication.

BAILEY:

1 cable,125740; length 38',

GE 10C628 to LC: 8 culprit (w/ DC inductive load), 4 victim, 4 indicating lights common.

Transient Repetition Frequency 2 possibilities of solenoid actuation -

no possibility of more than one solenoid de-energizations occurring in quick (less than 1 sec) succession.

1.

Actuation from control room. Operator should not attempt 4

to de-energize solenoid more than once per second.

2.

Actuation by GE level and pressure instruments (relays K6B and K6F). These relays require manual reset.

CATEGORY III - BREAKERS.

Two cases have been identified:

CASE 1 : 7.2 kV SWITCHGEAR 10A12002 TRIP COIL (Fig. 2.5 page21)

Load:

Primary load:

7.2 kV swgr. trip coil: 140mH, 5.1 A, 0.71AH (measured), 125v DC.

Location: Swgr. stack 10A120002; Facility A; engineering area 08; elevation 120'.

l t

2.2 Confirmation of Plant Input Configurations. (Cont.)

CATEGORY III - CASE 1 (Cont.)

l Cable:

BECHTEL:

2 parallel cables, NP1QO201-D R; length 1521' Termination Cabinet to switchgear 10A1102.

Cable D: 7 conductor, 12 AWG; 2 culprit (w/ DC inductive load), 5 victim.

Cable R: 1 culprit (w/

DC inductive load),

3 victim, 1 negative.

BAILEY:

Cable 1Z2271 A, Length 29', Termination Cabinet to Logic Cabinet.

3 culprit (w/

DC inductive load),

8

victim, 1

negative.

Transient Repetition Frecuency Less than once per second.

CASE 2: 13.8kV BREAKER TRIP COIL Load:

13.8kV breaker trip coil.

Location: Switchyard; breaker no. BS1-2.

Cable:

PSE&G:

1 cable, NP1 A0111B; (PSE&G #BS1202AP); length 402',

TB1042 to breaker 10RBS12.

9 conductor; 2 culprit (trip a close), 2 victim, 1

(

I overall shield, 1 positive and 1 negative (125VDC).

BECHTEL:

2 parallel cables, 9AWG, NP1A0111-C D; length 446', Termination Cabinet to term. box 1NTB1042.

Cable C: 2 conductor; 1

culprit (close),

1 positive.

Cable D: 4 conductor; 1 culprit (trip), 2 victim, 1 negative.

BAILEY:

Cable 122373A; length 29', Termination cabinet to Logic Cabinet.

2 culprit (AC energized), 2 victim, pos. and neg. l

2.2 Confirmation of Plant Inpat Configurations. (Cont.)

CATEGORY III - CASE 2 (Cont.)

Transient Repetition Frecuency 1

Less than once per second.

The internal circuitry and arrangement of contacts within this breaker are such that it does not pose a potential threat.

CATEGORY IV This category encompasses all the low inductance loads (i.e.

indicating lights).

Insufficient energy ~1s stored in these loads to generate significant transients.

CATEGORY V

Multiplexed Loads.

These signals are multiplexed onto a single coaxial cable. There is no possibility.of cable to cable voltage induction in this case.

CATEGORY VI - RELAYS.

Five cases have been identified:

CASE 1 : BAILEY /GE INTERFACE RELAYS (Fig. 2.6, page 22)

Load:

Agastat type GP relays.

125v DC, 100mA, 45H, 4.5AH.

Tag No's: K38A,

K39A, K40A, K41 A, K24A, K27A, K33A, K34A._

Location: GE panel H11-P617 (10C617); Fac. E; elev 102'.

Cable:

BAILEY:

Cable 125674; length 42', GE 10C617 to LC 1 AC652 7 culprit (w/

DC inductive load), 6

victim, 7
positive, 2

negative, 2 spares.

Transient Repetition Frecuency Less than once per second e.

4

2.2 Confirmation of Plont Input Configurntionn. (Cont.)

CATEGORY VI - CASE 1 (Cont.)

Comments

. Worst-case conditions for. relay de-energization would occur following reset of the isolation logic shown on 791E418AC sht. 60.

At this time it would be possible to de-energize eight relays simulthnsously._

f CASE 2: CHILLER COMPRESSOR 1 AK111, CONTROL & INDICATION (Fig. 2.7, page 23)

Loads:

480v GE AKR Breaker trip coil: 120v AC, 1.83A, 651.0mH; 1.19AH, (measured).

7 relays -

Potter & Brumfield P/N KUP-14A15; 120v AC, 1.4H, 113mA, 0.158AH._

1 timer Agastat #7022AAT Location: Vendor panel 1 AC186; Facility A; Engineering area 10 ; elevation 171 '._

Cable:

BECHTEL:

2 parallel cables, NP1V0120-C G; length 560', TC to vendor panel 1 AC186._

Cable C: 5 culprit, 6 Victim, 1 neutral Cable G: 3 culprit (w/

DC inductive load), 2 victim.1 positive,1 negative._

l 2

parallel cables, NP1V0120-D E; length 480' &

470',

respectively, vendor panel 1 AC186 to 10A11006.

Cable D:,1 culprit, 6 victim Cable E: 2 culprit (w/ DC inductive load),1 victim, 1 negative._

BAILEY:

Cable 1Z2282A, length 29',

TC to LC, 8 culprit, 8 victim 1

neutral, 1
positive, 1

negative._

e-,n..

-,,-,c_,

,,,-.,,,-_.-------..,,m-_,,,,

.,.. +

- _,,, _ _ _, - - - -. - - - - - + -

2.2 Confirmation of Plant Input Configurations.(Cont.)

CATEGORY VI - CASE 2 (Cpnt.)

Transient Repetition Freauency No probability of repetitious de-energization. Compressor safety circuit locks up ' inputs for 15 min after start attempt.

i The internal circuitry and arrangement of contacts within this breaker are such that it does not pose a potential threat.

CASE 3: TEST BYPASS FOR CONDENSATE STORAGE TANK VALVE, 1HV F008.

Loads:

2 pairs, parallel connected,125v DC relays.

GE 1C28001607AF3: 120mA, 3H; 0.357 AH.

Location: MCC cubicle D251103; Facility R';

engineering area 24; elevation 54'. Relays for valve 1RV-F008.

Cable:

BECHTEL:

AP1Q0715C; length 500';

valve to MCC. O culprit, 6 victim, 2 - 125v DC positive.

AP1Q0715D;1ength 410'; MCC to GE 10C620. 4 culprit (w/ DC inductive load), 5 victim, 1 neg.

BAILEY:

Cable 135688A; Length 39',

LC to GE10C620.

4 culprit, 5 victim, 1 negative.

Transient Repetition Frequency High probability of transient repetition. Frequency dependent on operator.

CASE 4: SIZE 2 THROTTLING MOV (HV-F024B)

Load:

Cutler-Hammer type M pilot relay 120v AC, 9W, 1.9H (cale), 75mA (calc),1.425AH i

Location: MCC 10B222; Facility R;

engineering area 13; elevation 102'. Relays for valve HV-F024B.

l 1

l

2. 2 ' Confirmation of Plant Input Configurations. (Cont.)

CATEGORY VI - CASE 4 (Co M Cable:

BECHTEL:

Cable BP1Q0852C; length 299', MCC 10B222063 to RSP f

C399.

6

culprit, 7
victim, 6

spares, 1 neutral.

I Cable BP1Q0852D; length 516', RSP C399 to 10C618 4 culprit, 7 victim, 1 neutral.

BAILEY:

Cable BP1Z5723A; length 44',10C618 to 1BC652.

4 culprit, 7 victim, 1 neutral.

Transient Repetition Frecuency Throttling MOV. High frequency of transients probable. Actual frequency of transients dependent on operator.

CASE 5: RSP INTERFACE Load:

GE MDR relay.(Potter Brumfield P/N MDR 131-1) 125v DC.

15.6W, 5.1H, 125mA, 0.64 AH. (all values measured.)

Location: MCC cubicle 10B553041; Intake structure; (relays for valve HV-2198A)

Cable:

BECRTEL:

4 series

cables, BP1CO223 B,

E, C, & D; total length 1874': Mixture of 120v AC and 125v DC in these cables.

1 I

Cable B: 78',

HV-2198B to 10B563041: 19 conductor; 5 culprit, 6 victim, 2 pos.,

1 nog (125VDC) 5 spare.

Cable E: 1106',10B563041 to 1BTB4114: 19 conductor; 2 culprit, 7 victim, 3 pos,1 neg, 6 spare Cable C: 360',1BTB4114 to RSP C399: Same as cable E.

Cable D: 330', RSP C399 to TC:

12 conductor; 2 culprit 7 victim,1 pos.,1 neg.,

1 spare.

I i l l

2.2 Confirmation of Plant Input Configurations. (Cont.)

CATEGORY VI - CASE 5 (Co M BAILEY:

Cable 1Z2020A; length 29', TC to LC: same as cable D, above.

Transient Repetition Frecuency High repetition frequency probable.

2.3 voltage Input to Bailey System a)

Confira 24v DC,125v DC and 120v AC tolerance and ranges.

i Input voltages to system 120v AC Regulated - + 14 120v AC Unregulated - + 104 125v DC Max - 140V, Min - 105V ii Output voltages from Bailey System 120v AC Regulated, Max - 130v, Min

- 106v, Frequency variation 3Hz at 25 C.

125v DC, Max - 134v, Min - 121v 24v DC, Max - 26.3v, Min - 23.2v iii Bailey System cards designed to operate

+ 20% to

- 30%

rated voltage.

i I

t (

1

OTHER CONTROL SYSTEMS CONTROL ROOM s3

(}

CABLE OPERATOR n

CONTROLS AND O

COMPUTER ANNUNCIATORS CABLE LOGIC

--))

>4 SYSTEM yp l24 VDC 125 VDC/

+

)

MISC. FIELD

_ l20 VAC DEVICES FIELD O

CABLE l

WIRING g

862 LOGIC FIELD y) ( } e4 T.g WIRING fg,.,

l

@'4 SWITHGEAR MOTOR CONTR.

i i

CENTER

' v '.'

TERMINATION CABINETS l

l 125 VDC/

125 VDC j

120 VAC (FOR EXAMPLE, 4.16 KV BREAKER) l CABLING CONSIDERED IN ANALYSIS TERMINAL BOARD.

INDICATES DIRECTION OF SIGNAL / CONTROL 24 VDCl INDICATES DOMINANT SIGNAL / CONTROL VOLTAGE LEVEL SYSTEM-TO-PLANT CONNECTIVITY FIGURE 2.1 Page 16

1 1

l l

{

i Typical Field input Logic Module A

OptoIsolator Field Terminel Logic r Contact Cobinet Cabinet

+5 P

ll Filter h

125 V 4 Circuit N

O-To Logic t

Field Interconnecting Cable Cable t H

~i Figure 2.2 Page 17

l l

i I

i Typical Field Output

+ 125 V I

Logic Terminal

~~_

Cebenet Cebinet 1

I ss rm n

+s s,

w r

y D

g

'~

Q From v

Logic N

n r

u

}

mm y

I i

i Trip Circuit interconnecting _

Field _

Cable Cable l

i

-125 V FIGURE 2.3 PAGE 18

r

.t I;

i j ;

l)l

~

s seca s

5w eW 2

j S

1jv) ~

V s

E L

s A

n V

M e

i T

9 c

N 1

E i

I v

V E

G

/

A s

n R

P E

d e

T i

Ae T

4 s

l

  • /

a s

a e

A 2

n r

t E

gJ ~

~

t s

H ER u

a U

c c

R G

E I

3

=

T F

A OW v

/

x D

EE F

)p

(

3 l

l t

5

(

w r

w w

t 1

3f -

o s

s/

s s

t i

i O

O O

4 A

A A

A a

5 3

8 n

w5 ws w5 aa w5 wa 4

e 4

i 1

s 5

s 1

i 1

5 1

i

!!iI!lIl' ll \\i 1i l,

.l 1!)

1 i

l l

I i

i 2/D (1W OF 4) g/

i 74' sv l

3652A l

l sv 7s' @

@1oje s/4 I

assa i

romaanon oc sarv j.,,

j, 100820 063 1CW205 1

v v

18 @ l sv 3ss4A l

l ir @

sv I

assa x/Y = CULPRITS /vicTiets O - caste in CONTROL AND INDICATION FOR ADS PIL0T SOLEN 0ID VALVES i

i l

7 FIGURE 2.5 PAGE 20 j

l

i 1

i l

+

3 A

s I

i

'l2 i

@Jad

\\

samt v

taceseA 1 Ace 53A 10A1100m sA j

,/ se TC Lc.

@/ste o/4 y

l i

x/Y = CULPRITS /vicTins Q-castsso j

i i

T.2 KV SWITCH 6 EAR TRIP C0ll i

l FIGURE 2.6 PAGE 21 2

i

f l

10 C

0C L

S A

Y S

A N

LE I

2 T

R 2

C E

E I

G V

C A

/

A P

S n

F A

R 7

T i

S E

2 I

v '2 I

R s

T 4

P t

N ER L

s U

I U

a G

C c

E I

6 F

=

/

YE Y O L

/

X I

AB 7

E1 G8 C

'l:i f

11, L

I

)

ii

j
ll
  • 1 f1 4 i lIi3 liil I11'

A

.,.4_

m-a-A

--*3*-d ae h

A a

6m-

---.a-w,-n.4b.-

A

.+.--%a-+ nae e,*

h.seh usi u

-A rm.m

..-s,-hgb%

e h

9 e

9 e

j l

/

i

@ *N on Jw

@jw "J'"

l

=

vu m

~

i Jw

~o TA Lc.

m g)s/s 4g i

\\

w l

i X/Y = CULPRIT 5/VICTINS l

2 O - Ca='s in l

CHILLER COMPRESSOR CONTROL AND INDICATION l

1 1

FIGURE 2.8 PAGE 23

3.0 THREAT ANALYSIS: WIRE TO WIRE COUPLING This section provides an explanation of the dominant threat coupling mechanism. Also, examples of measured transients are provided.

I 3.1 DOMINANT COUPLING MECHANISM ~FOR ELECTROMAGNETIC INTERFERENCE Figure 3.1 (Page 28) typifies the dominant threat coupling mechanism.

Only three relevant wires are shown in the figure

.g but other culprit and/or victim wires are in the same

~ multiconductor cable.

In the worst-case situation depicted in Figure 3.1, the return wire for the 125v DC supply and the load are outside of the multiconductor cable. Also, the breaker contact to which the input is connected, is open.

Due to the close spacing of wires in the multiconductor cable, there exists significant Culprit-Wire-to-Victim-Wire Capacitance = Cey.

r Due to the collapse of the magnetic field in the inductive

load, a large transient voltage - oftentimes kilovolts in amplitude - occurs on the load (culprit) wire when the System output relay contact is opened.

This is coupled via C to the wire connected to the input cv buffer (victim; see Figure 3.1 ). Even though the victim wire voltage is less than that appearing on the culprit wire, that voltage can be large enough to cause the input to "think" that a

valid input signal is present. This (erroneously) causes the system to perform those operations which should occur when there ijt a valid input signal, thereby causing a control system error called "falsing".

Falsing is caused by wire-to-wire coupling of electromagnetic interference (EMI). It can also be caused by the presence of a wire carrying 120v AC with or without the occurrence of a contact-opening transient.

Without a

transient, a lesser steady state AC voltage is induced on the victim wire.

It was wire-to-wire coupled EMI, both transient and steady state AC, that caused the effects described at the beginning of this report.

i 3.2 WIRE-TO-WIRE-COUPLING VIA INTRA-AND INTER-CABLE MEANS 4

N1tR-CABLE COUPLNG

..?

.c I

......n MTRA-CABLE COUPLMG Figure 3.2 i

The capacitance, C ein figure 3.1, is inversely proportional cv to the spacing of the wires:

1 C

= Constant x ---------------------

gy Spacing Between Wires Transient voltages can be coupled from a wire in one cable to a wire in another cable (inter-cable wire-to-wire coupling).

Plant cabling is such that intra-cable wire-to-wire coupling is dominant because spiraling maintains close spacing between any two wires within that cable over the entire cable run.

1 Spiraling also results in a varying space between wires in adjacent cables which, on the average, is much greater than that between wires within the same cable. Thus, c

between cv wires within a cable is much greater than that_between wires which are in separate cables.

The focus of this report is on the worst-case:

intra-cable wire-to-wire coupling, with C measured between wires which cv are immediately adjacent to one another in a cable.

In practice there are more wires in the cables than are illustrated in Figure 3.2.

This complicates theoretical determination of maximum wire-to-wire capacitance: it is more accurate to measure the capacitance.

1._

4 3.2 WIRE-TO-WIRE-COUPLING VIA INTRA-AND INTER-CABLE MEANS (Cont.)

880 ft. of 12 conductor cable was used in the consultant's laboratory to conduct tests and measurements.

The extrapolated value of maximum capacitance between wires measured on the cable is:

0.0969 Microfarads (uF)/2500' C

Two-wire

=

ey.

(38.8 Picofarads (pF/ foot)

C Eleven wire = 0.171 uF/2500' (68,4 pF/ foot)

(3.1) gy, (2500 ft represents the worst case)

The latter measurement reflects the total capacitance between a single wire and all other wires in the same 12 - conductor cable. Those data are useful for assessing the upper bounds on victim voltages due to multiple culprit wires.

The presence of non-culprit wires other than a single victim and a single culprit in a cable bundle can have.a mitigating effect on victim wire voltage; the capacitance between the victim wire and those other wires reduces the victim wire voltage. The worst case assumption of no mitigating effects is used throughout this analysis.

3.3 MITIGATION OF EMI The following program was used to reduce the victim-wire voltage induction and prevent falsing of the system.

(1 )

Determine worst case loads and cable lengths.

Details of this review have are on pages 7 - 23.

(2)

Determine theoretical maxima of amplitudes and durations of transient waveforms as seen by the victim input (s) i See details on Pages 33 - 39 i

~

(3)

Experimentally measure the transient withstand capability of the revised input buffer circuitry Work done at consultant's laboratory.

I For bibliography of the above and other aspects of wire-to-wire coupled EMI. See Appendix A 1 & 2.

(

l 4

i l

i f

3.3 MITIGATION OF EMI (Cont.)

f (4)

Determine that the victim input voltaae due to EMI does not cause the system to False.

i i.e determine that the transient withstand capability (amplitude and duration) is larger than the amplitudes and durations induced on the input (s). This was carried out initially by experiment at the consultant's laboratory using equipment loaned from Hope Creek jobsite and will be an ongoing program throughout the j

startup phase.

3.4 EXPERIMENTALLY MEASURED TRANSIENT VOLTAGES The approach used to insure that the revised input buffer circuit is immune to the worst case transients that can occur i

at Hope Creek, involves determination of theoretical upper bounds on the amplitudes and durations of transient voltages produced by various worst case Plant loads and

then, evolution of an input buffer which is immune to those worst l

case threats. Thus, the design is based on theoretical worst l

case threats which are greater in amplitude and duration than those which actually occur in practice (typically, transient amplitudes observed in practice are on the order of 1/4 to 1/3 those predicted by theory).

In interpreting Figure 3.3 (Pages 29 & 30) relevant to the culprit voltages, it should be noted that those voltages are independent of the input impedance of the input buffer, but they do depend on the length of the cable connected across the load. The lesser victim voltages in Figure 3.4 (Page 31) are strongly dependent on the input impedance of the input l

buffer.

The revised buffer has a

relatively low input impedance, accounting for the small victim voltages shown in i

that Figure.

Much larger voltages wer's measured when the original buffer circuitry was employed.

Figure 3.5 (Page'32) is a table of ranking of the worst case threats and the order is dependent on the maximum transient victim voltage (V,)

Load data in the table were determined either by actual measurements or by analysis. Calculations were then made by extrapolation of data obtained from measurements and testing carried out on the 880 ft.

of Okonite cable at the consultants laboratory.

Therefore it will be seen that maximun victim voltage (V ), is a function of length, the y

capacitive coupling, the number of conductors, coil voltage and inductance.

j i.

. -m-

~

~

OUTPUT RELAY

/ 'i

[D\\

t lV

\\

f\\

C i

g, j

i CULPRIT WIRE g

i a

i i

1 c

P '

i l

CV i

i v

i i

v_

\\

i i

i l

i l VICTIM WIRE il SYSTEu

\\jb -.~... - -. -.-

V SI 12 5 TO _

INPUT

~

m LOGIC VDC<

BUFFER LOAD g

m 5d E

(2500

z' MULTICOMUCTOR CABLE E

l a

(

/ FROM OPEN

  • BREAKER CONTACl[

TYPICAL 480 V TRIP CIRCUIT DOMINANT THREAT COUPLING MECHANISM

Q (A) 4.16 kV Breaker Closing coil I

Scales:

{

100 V/Div VERT 793.6 uS/Div HORIZ

/

i, i

1 1

i (B) Expanded view of I

Front end of Transient in (A) l Scales:

l 100 V/Div VERT 6.15 uS/Div HORIZ

.i..... i.

i..

.o.

v l

l t

CULPRIT WIRE TRANSIENT VOLTAGES f

(From on-site experiments by PSE&G and Bechtel Personnel)

Figure 3.3a & 3.3b I

{ l t

l

4 f

5 1

I j

]

l (C) Coils on 4.16 kV

{jl -

l Breaker t -f

{;

j i

i a

I

{

l r

i lf Scales:

2_f Top: 25 V/Div VERT i

l 3.97 mS/Div HORIZ Bo't : 50V/Div VERT l

3.97 mS/Div HORIZ t

l l

t

.I l

Li l

l l

l l

I

-9 (D) Agastat Timer Coil a.

.. f c. -

with 0.05 uF Cable i

g{

]

Capacitance

  • ~

-t $

5 -%f' '

Scales:

i

' fr 8 %,

. d

,g r',

'wC

,'y-4.

229 V/Div VERT l

1.0 mS/Div HORIZ

(

l i

y.

CULPRIT WIRE TRANSIENT VOLTAGES (Cont)

(From on-site experiments by Consultant's personnel) f Figure 3.3c & 3.3d

(A) 7.2 kV Breaker i

Scales:

10 V/Div VERT 20 mS/Div HORIZ l

i

)

l I

E l

(D) 4.16 kV Breaker Scales:

50 V/Div VERT I

g 20 mS/Div HORIZ 3

I i '

VICTIltflIRE TRANSIENT VOLTAGES WITH REVISED INPUT DUFFER 4

1 (From on-site experiments by Consultant's personnel) l Figure 3.4 1

i

TE0 ETIC 41Y BERIVEB RAfstledi E EMI SUSEPTIBILITY CAILE

- TRMEi!DIT-BAssilegi CATEGORY ECHTEL EFEDCE -

LGAS LEMETH OJRENT ISUCTA10E AM.

MI Vc MI Yv t (as)

Ccv R

FACTOR CASE RAme:

1110 6.2kV 291V 8.672 0.89554 417 OWEi 244 Ill l' :

7.2NV ShlT01EEAR TRIP TRIP COIL 1558ft I 5.1A I S.14H

=

I GR

= 444 1.92kV 65.2V 12.7 8.8782 4 105 ONEi 3,437 VI 2 :

CHIL11R CtWESSOR AEASTAT TIER 1869ft I 8.625A I S.665H 2
CONTROL AIS I W ICATION hESPINTEFACE E ISR ELAY 1983ft I S.125A I 5.lH 1258 1.04LV 58.1V 85 8.0734 128 ONEi 19.1%

VI 3 :

=

5 I

32.7 44.6kV 48V 11.4

8. NIM 25 OWEi 518, M 4 :

l4.16kV ITE BKR TRIP TRIP CDIL

%ft I 5.04 I 8.142H

=

COIt 212 38.9kV 29V W.8 8.5154 313 ONEi 36,M 11 5 :
CONTROL AIS IW ICATION 50LEM01D/ElAY Mft I S.4A I 13.991

=

2

FOR ABS PILOT SOLEM0!D l
KVE l

l 342 1.53kV 2BV 5.76 8.8361hE 521 CNS 681 VI 6 :

TEST BYPASS FOR TWO PARALEli 949ft I O.24A I 1.5H

=

3

COMOEiATE STORAEE EE ELAVS
TAletVALVE E

177 1.42 kV 14V 11.4 8.8128 4 Il 7 :

FEEB MTER EATER WENT SOLEN 019 VALES 545ft I 8.12A I 2.594

=

I VALVES l

= 199 16.6kV 14V 72.0 8.5164 1250 ONEi 75,675 VI 8 :

BAILEY /EE INTEWAE AEASTAT EP ELAY 42f t I 0.184 I 45.91 1

ELAVS I

1 l04 ILLER COWESSOR P68 ELAVS 1869ft I 5.12A I 1.4H

= IN

.57kV 14Y 3.3 8.M154 VI 9 1 2

CONTROL Age IISICATION 122 8.57kV 9V 2.66 B.83334 143 CNEi 112 VI IB :
Tie 0TTLIldi ISU PILOT ELAY 859ft I S.575A I 1.9H

=

4

CHILLER COWES504
  • odW BEAllER 1869ft I 1.83A I 8.65H = 1274 7.25kV 147V 19.12 0.M154 68 OWIS 13,65 VI N/A :

2

CONTROL ApS IW1 CATI 0It TRIP COIL FIGUE 3.5. Page 32

i i

{

4.0 CIRCUIT DESIGN FOR IMMUNITY TO EMI Figure 4.1 (Page 39) illustrates the original and revised buffer circuitry for the Bailey 862 Logic System input card.

j The changes are discussed as follows:

CONSIDERATIONS The more important aspects of the design considerations that were incorporated are listed below

1) 60Ns noise level rejection i
2) Transient rejection, voltage level a

I

3) Transient rejection, time value
4) Power dissipation in the cabinets
5) Manufacturability, including but not limited to size
6) Reliability I
7) System Compatibility

\\

CIRCUIT i

The revised circuit; see figure 4.1 (Page 39); provides inrush current protection by inclusion of the 24.9 ohn i

resistor or the 2K ohn resistor. The staple jumper choice of l

l the values will dedicate the input circuit to either 120v AC or 125v DC and 24v DC service. The 2ur capacitor acts as the i

discriminator between noise and valid signals. The bridge network and zoner diodes limit current and therefore power dissipation. The 2 uF capacitor helps select between a valid signal and a short duration pulse by increasing the turn-on j

time of the input stage.

1 1

i i

4

)

)

1 33 l

I l

l 4.1 THEORETICAL MAXIMA OF AMPLITUDES AND DURATION OF TRANSIENTS The initial purpose here is to determine the maximum transient culprit voltage.

Towards that end, consider the simple RLC circuit shown below:

4(t) lln gi r a sc L

125v DC: the This is the culprit circuit with, e.g.

Vb=

inductance and resistance are those associated with a Plant load, the capacitance is that due to internally distributed capacitance across the inductive / resistive load plus that due to the Plant cabling 1C C = capacitance across load = Cdistributed + Ccable eable' (4.1) where approximation arises because for Plant loads, the cable capacitance is much greater than the capacitance distributed across the load.

The capacitance from the load wire in the cable bundle shown in Figure 3.1 to the common wire of the load is at least equal to the culprit-to-victim capacitance, C,y:

C 1r capacitance across load 2, C,,; C = Ccv, worst case. (4.2)

(

In part, C arises inside the cable bundle between the culprit and 125v DC wire (see Figure 3.1). Also, there is capacitance from the load wire in the bundle to all of the other wires in the cable, at least some of which are returned to common via closed contacts in the field.

l, Typically there are twelve conductors in the cable. If all of those conductors were returned to

common, the larger capacitance given in (3.1) would apply.

As will become l

apparent below, the assumption C=C,y is a conservative one, i

as the amplitude of the transient decreases for larger values l

of C.

l -.. - - - - - - - -

~ _ _

4.1 (Cont.)

1 It is assumed that the switch is opened at time t = 0. Worst case, the switch is perfect insofar as no arcing occurs on opening (arcing is present in any practical switch; see Section 4.4).

Prior to t=

0. there is a steady state DC current V

I, = ---

(4.3)

R i

The above circuit is said to be underdamped if 4L D=

g->1 (4.4)

RC All known worst case Plant loads are underdamped.

For this underdamped condition, the general character of v(t) is

= V,e-Rt/2L sin (2 wf t+$),

(4.5) v(t) o where f, is the frequency of oscillation and V* = I*(L/C)

= Maximum peak amplitude of the transient on the culprit wire and I, = Y /R = Steady-state current prior to opening the switch.

b The general oscillatory character of (vt) is shown below.

l Y

-l c

I b^^^

A

)Ay,. r -

\\]

m

,I V,.

i Duration of the transient is defined as the time required for the transient to decay to 1/e (= 36.8%) of its peak value:

r = Duration of transient = 2L/R (4.6)

For bibliography see Appendix A. 3 & 4 l.

4.2' MAXIMUM VICTIM-WIRE VOLTAGE For transient analysis purposes, each of the input buffers shown in Figure 4.1 can be modeled as a pure capacitance, C

(The effect of the input resistors in the circuits in gn.

Figure 4.1 are to slightly mitigate victim voltages. Worst case, that mitigation is neglected).

The equivalent circuit for coupling of the transient from the culprit wire to the victim wire is as shown below:

Vlotim voltage, Max = Vy Ccv

=

To remainder o'f V(t) ()

==Cn input buffer i

ua - v.

The voltage generator, v(t) is the same as that in Figure 4.2. The maximum voltage at the input of the circuit is:

C C

i Maximum victim voltage = V

= V, --- U---- T V

~ 'I4*7I

~~

y c

Ccv + C,

C g

in where the approximation is for a well designed input circuit cv. For good or poor designs, the approximation where Cin ## U is worst case.

But, from (4.5) with the worst case assumption C = C of CV (4.2),

Vc"Io (L/Ccy)I (4.8)

Substitution of (4.8) into (4.7) leads to:

- (LC I

I**

V

= I,(LCcv)

=

y cv in From (4.9), it is apparent that:

l o

Maximum victim voltage is proportional to the square root of the length of the cable (C

is directly ey proportional to the length), and o

Maximum victim voltage

'is inversely proportional to the input capacitance of the input buffer.

4. 2 ' MAXIMUM VICTIM-WIRE VOLTAGE (Cont.)

The second observation implies

that, due to the input capacitors in Figure 4.1, the revised input buffer will withstand 2.0 uF/0.1 uF = 20 times the transient amplitude that can be withstood by the original input buffer.

It is the increased input capacitance of the revised input buffer which enhances the transient withstand capability.

4.3 MEASURING TRANSIENT WITHSTAND CAPABILITY i

The nature of each of the circuits shown in Figure 4.1 is such that response is to the total energy of the input signal

- proportional to voltage x time for transient inputs which are of short duration in comparison with the rise time of the circuit. Thus, for example, the victim wire (i.e., the input circuit) can withstand input voltages which endure for less than 10

- 20 milliseconds (ms) which are larger than the steady state level at which the circuit is designed to provide actuation. For the revised input buffer, that steady state level is about 75

- 82 volts for an input configured (via the jumpers shown in the circuits in Figure 4.1) for either 125v DC or 120v AC inputs.

In Figure 4.2, victim wire voltages and durations below the curves do not cause falsing.

Above the curves, falsing occurs. The revised circuitry does provide adequate withstand capability.

The data for the curves in Figures 4.2 were measured at the consultant's laboratory for the final production model input buffers.

The duration axes in Figure 4.2 are those of a square wave input signal applied to the input buffer.which is "on" for the times given on the horizontal axes, and "open" at other times.

In relation to the durations of transients cited in 1

1 (4.6) the square-wave measurement technique is conservative l

t insofar as the volts x time of square wave of duration T is l

greater than that for a transient with the duration cited in (4.6).

l r

The two durations would be exactly equal if the transient waveform did not oscillate during the decay period (which due to underdamping, it does;).

The not result of this conservatism is that the input circuit will actually l

withstand longer-duration transients than are indicated in j

Figure 4.2 without falsing.

l i.

I 4

4.4 RELATIONSHIP OF THEORY TO OBSERVED TRANSIENTS The amplitudes of uransients observed in practice are l

substantially less than those predicted by the theory given in section 4.2 (typically, 1/4 to 1/3). The dominant cause of the difference is arcing of the contact or actuator. That arcing dissipates some of the energy stored in the inductive load's magnetic field so the amplitude of the transient is reduced. Arcing is particularly noticeable in Figures 3.3a and 3.3c.

Durations of transients observed in practice are usually in close agreement with those which are theoretically predicted.

4 Measurements of durations of transients induced by opening the trip coil on a Plant 480 volt breaker were within 20% of those predicted by theory.

4.5 DETERMINATION OF IMMUNITY TO EMI Immunity is assured when the amplitudes and durations of victim-wire-transients from inductive loads fall under the l

curves given in Figure 4.2 (Page 40).

The numbers of the plots are the rankings shown in Figure 3.5 (Page 32).

Initially, the 480v breaker appeared to be the most serious i

threat but by virtue of the timing of contact actuations internal to the breaker it does not pose a threat. Figure 4.3 l

illustrates the breaker. Both the closing and tripping coils l

represented potential threats. However, the contact marked l

" trip" in Figure 4.3, remains closed when the closing coil is i

actuated, that actuation occurring either at the system or the interrupting contacts at the breaker.

The transient generated when the tripping contact in the breaker is opened by the action of the closing coil is, in part, dissipated in the " tripping" of the breaker. That part of the transient which is due to leakage through the tripping contact, "looks" into a

low rather than high impedance.

Therefore, the transient voltage induced on the culprit wire is, relative to the transient occurring across the tripping coil, very small.

It was confirmed by measurements at the Consultant's laboratory that neither the tripping nor closing coils of the 480v breaker constitute a significant transient threat and is therefore, marked N/A in the table.

a l

l l l l

l

,..---w,.wm-_.,_-

m-_.----m,,.,

4N36

+5VDC g

" - - ' ~ ~ ' ~

{

FROM 90.9K gi FIELD INPUT 25-l 32 \\\\

l LI I

4050 J

I-CABLE,

10K LOGIC 220K 0.1 e

, e, 24.9 3,3y El <w E6 E4 4 X IN4004

  • r

@~

g 4

E5 l

2.0

'/

FROM E3 < %

FIELD 2K 2.0 26.lK 3?

CABLE 4N36 r-

-/7 L

I 15Z gL_.______\\.j TO H

BAILEY 220.K 0.1 JUMPER INSTALLATION 24 VDC E2 - E3 E4 - E5 125 VDC E2 - E3 E5 - E6 w

120 VAC El-E2 E5 - E6 ORIGINAL (TOP) AND REVISED (BOTTOM)

INPUT CIRCUITRY

,1a0,,4.,

,3o,3,

i VICTIM-WIRE VOLTAGE (Vy)

IV0LTS3 300 1

280

^

i 260 12 5 10 0 125 VDC - OK 75

~

120 VAC - OK e2 l

50

  • 3

'5 l

e4 l

es

,, e7 48 l

en l

l l

DURATION O

(MILLISECONDS 0

20 40 60 80 10 0 i

ANALYTICALLY DETERMINED INPUT BUFFER CONFIGURATION l

TRANSIENT THREATS VS.

i MEASURED INPUT BUFFER IMMUNITY LEVEL i

FIGURE 4.2 PAGE 40

i

+ 125 VDC l

n BAILEY OUTPUT TRIP

> CONTACTS

<,~,

d

-..~...

i g

- ~.

= + 125 VDC INTERRUPTING o l 5

i

-1 i 1 CONTACTS

~

l l

l@i i

a d

i I

..J 1..

l CLOSING TRIPPING 1

3 X

i i........................................................I I

480 VAC BKR g

RET l

l 0

480 V BREAKER FIGURE 4.3 PAGE 41

_e-,wa-m_v,,,em-----,e-~~----~ -, - ~ ~, -. - - - - <

- - - - - - - ~ -

-,--.---wwe,,m,,e


.nw

,-,ew,---,--

a 5.0 OTHER SOLID STATE DIGITAL SYSTEMS EVALUATION All other 1E solid strte digital systems were evaluated for susceptibility by a review of the results of any testing that i

have been carried out by the vendor at the place of may manufacture and by a study of the input circuitry.

l i

The results of this evaluation follows:

i 5.1 Emeroency Load Secuencer l

This system utilizes a field buffer module that accepts only l

DC voltage and has been tested for EMI. Review of the circuit design and EMI test report verifies that this system is capable of rejecting induced AC 60 Hs noise and the transient spikes identified by the analysis and testing earlier in this report.

Further verification will be obtained during pre-operational testing which is presently scheduled for December 1985.

5.2 Radiation Monitorine System i

All the cables used for this system are twisted shielded pairs which run in the instrument cable tray.

This system j

will be tested to MIL-STD-462 (July 1967). The cable type and specification requirement for EMI immunity will render this system acceptable.,

i Further verification will be obtained during pre-operational i

testing which is presently scheduled for December 1985.

5.3 Redundant Reactivity Control System 1

i A review of the input circuitry and inductive loads on the system, indicate that no potential threat exists. There is a i

mix of 125v DC and 24v DC in some cables. However, these are used only for interrogation purposes and will not generate a spike of any magn'itude l

Further verification will be obtained during pre-operational testing which is presently scheduled for December 1985.

I e

l 4

l 1

r,

i

. ~. -

_ _ ~

l f

6.0 EFFECT OF DESIGN CHANGE ON BUFFER INPUT CONTACTS Due to the acdification of the Bailey logic module input (LMI) buffers, increasci steady state and inrush currents can be expected at the field side of the input buffers.

In some cases field contacts (i.e. control switches, relays, pressure switches, etc.)

provide input to more than one buffer.

In order to avoid damaging these

switches, a

survey was conducted to identify those cases where contact ratings may be exceeded by excessive LMI buffer loading.

Using information supplied by Bailey regarding maximum i

allowable LMI fanout for various switch categories, all logic i

diagrams were reviewed to identify cases where the number of 1

i fanouts allowable for a

particular contact type were exceeded.

l The review identified all field contacts that fanned out to four or more input buffers at each voltage level of 24v DC, 125v DC and 120v AC.

For each case identified in the review, the inrush and steady state (S.S) currents predicted by Bailey were compared to the contact ratings provided by the switch vendors.

In cases 4

where the predicted inrush current exceeded the "make" rating I

of the contact or when the steady state current exceeded the i

" break" or " carry" ratings, the case was flagged as having a i

problem.

6.1

SUMMARY

Problems identified in the review are:

1.

Emergency load sequencer panels 1 A

- DC428 output relays, i

Airpax -

North American Phillips (NAP)

P/N B07D931BD1, may not have sufficient contact clearance to break current at i

125v DC.

2.

PSL-1389; calculated inrush current is 1.26A. Contact rating l

9 125v DC is 0.3A, make, break and carry.

3.

PSH-3109 fans out to 11 buffers, the calculated inrush is 47.7A.

Contact rating 9 120v AC is 24A, make, break and i

carry.

1 4.

PSL-3151 A2 fans out to 4 buffers, calculated inrush is 21.2A.

Contact rating 9 120v AC is 15A.

}

Figure 6.1 (Page 45) is a table of fanouts in excess of Bailey l

i reccomendations.

l

),

l,

+-m-~e,

-~

ww_.ww,---.

..---- -w--.

i

6. 0' EFFECT OF DESIGN CHANGE ON BUFFER INPUT CONTACTS (Cont.)

5.

The interrogation voltage of Bailey output modules and relays in Bailey analog systems is 125v DC. By changing this to 24v DC, the inrush current is within acceptable limits.

+

t 6.2 RESOLUTION (See para. 6.1 for related item numbers) i i

1.

The ELS vendor conducted a series of tests to show that'in 4

most cases the relay contact rating was adequate.

In those cases where it was not, an interposing relay will be fitted i

with a contact rating suitable for the duty.

L 2.

An interposing relay will be fitted with a contact rating suitable for the duty.

l 3.

An interposing relay will be fitted with a contact rating I

suitable for the duty.

l 4.

An interposing relay will be fitted with a contact rating suitable for the duty.

4 5.

The interrogating voltage of Bailey output modules and relays has been changed to 24v DC and the wiring changed to suit.

6.3 TURN-ON/ TURN-OFF TIME DELAYS i

The design criteria for the Bailey 862 logic cards, provides j

for an input circuit turn-on time of within 100 as with a similar period for the turn-off time.

The modification j

changed the timing ranges such that problems of a logic racing type were encountered when testing the 4.16kV bus transfer system. This was resolved by reprogramming the FPLA chip on the logic module and carrying out an extensive review 4

I of all other circuits.

l The curves of the turn-off and turn-on times are shown in i

Figures 6.2 and 6.3. The original and revised times are as follows:

Turn-off time as 24v__DC 125v DC 120v AC Original 12 12 12 Revised 104 68 90 Turn-on Time m8 l

l r

Original 0.3 0.3 0.3 Revised 17 56 55 t

i I

l ;

I I

e-.-~.-,, - - -.. _$

9 Etaurac!S ut1H FmEES IN EIEE OF BAILEY EttWEIGAT!WE I

CENTACT EFEEIEE 1 LOGIC BME.

CONTACT : M. OF I PEBICTER I

CIWACT RATIIES I PRIKEll ! EVIE t 110t : VD80R :

! Eyramr i votTAGE : FANDUT I (1Mili I EVIElli I P/0 t 8

! PRINT :

I 1

I I

t i

1 El3REL TAE et EelIP.18.

lue4FACIMI : PAff 18. I IIIIIII III : IIIi S.S.

118U94 i leuE : S EAK CANY t Y? If? I III I II ! IIIt I

I I

I i

i ledet4 (IEE-44184,10CN91 : Strutters-bas : 2199B1

J-lE34 (2) : 125WBC :

16 I 8.874 : 1.124 i 34

5.54 : ter.

I N

I J2 Bit 03 I WA : WA 3

I I

i I

1 i

1 I

52 : 8.23 : 3.64 i

I N

I

! 18514 (IS-4415,10CNf 3 :

t 1

I 1

i I

I I

I 18514 (15-4415,leCN91 :

l J-1834 (33 :

i 24 I 8.11

1.68 8 I

N I

t 1

8 I

I i

1

Seq. Pel. AC G Out p t
II.As. Phillips : MN3151 1 J-1854(2)
125 WOC :

% 1 8.25 : 3.92 i 18

O
18 I

Y t 318(01 I WA : N/A I

q :

I 1

I I

I I

1 a

t 54 : 8.24 : 3.7B I I

Y t

8 Seq. Pel. CME 0utpt 3

I I

I i

t I

t Y

)

Seq. Pel. SC G aut p t 41 1 8.13 2.27 I j

I i

t i

i

Seq. Pal. DCG autpt i

54 3 8.24 3 3.75 t I

Y a

j I

I

PE.139
thited Electric : JE25164A I J414123
125WDC :

10 : 8.m : 1.26 i B.3 5.3

5.3 I

Y

J525 t 5.1 I WA i

I 3 PSI 315

Penn Controls : P72AA4 : J-19-G 133
120WAC :

9 i S.85 : 47.7 1 24 24

24 I

Y t IW3 : PS4 31M-34 :

8 I

I I

I I

i i

1 8 P98 315 (2nd. contact) :

I I

I 2 1 8.19 18.6 :

I N

I t

I I

I I

I i

1 18 t PS4 :

i

PEL 3121/3132 2 1 8.19 : 18.6 i
  • l l

8 PE L 16234

lerrcaid
BAis153 M J-19-8 1153 123WAC :

2 I 8.19 : 18.6 15

15
15 t

M i IW7 iB

29 4 :

I I

PEL 1625A t

2 : 8.19 : 14.6 1 I

N

137 iC i WA l

a 1

I

PS. 3151A2
United Electric : JE2S1644 : J-31-8 E7)
12W AC :

4 i S.E

21.2 I I

Y

let2 : WA : 62 8
L9441544AI1561A
Pott. & Brus.
PRC17AY24 : J-84-5 43)
120WAC :

3 : 8.2B : 15.9 20 20 2B N

I JM I 3.11 : WA 3

i

! 3.12 :

4 I L96t1559411543A

J-06414) 2 8 5.19 : 18.6 :

N 3.23 : WA 8

8 I

33D :

PS. 7965
Pese Controls : P72CA-9 : J1884 (5)
120WAC :

2 I S.19 : 10.6 8 24 24 24 i

II

MOB 3 : PSIS3 : TH-3 4 :

i l

OD 40 CO Q

1 j

1 I

I 70% V 70% V i

O 9

y, y

l j>--

INPUT CIRCIAT

-+0 V W IWUT CIRCUIT

~

i 3

1 8

V 1

1 i

E I

i I

I I

i i

u E

8_

i a

l l

l V O, EASLEED AT OUTPUT OF i

V EASURED AT OUTPUT OF i,g i

i Yn I l

0 l

  • y

I 4050 SL?FER I

J L

i V..

1.

4050 StFFER i

I 1

i D,,g,ON,i t

I

'9 T g

i W

DC 1hPUTS AC IWUTS l

i i

TURN-'ON TIMES OF THE INPUT BUFFERS

e b

NOW 120% V NOM Y

V i

V, y

g

') - -

IPPUT CIRCUIT j

IPPUT CIRCUIT

--+ 0

~

I w

I M

V i

i i

R l

l L

i y

0 g.

i V

MEASURED AT OUTPUT OF V

i 4050 BUFFER g

O e

l l

4050 BUFFER y

l-0, I

l I

L i

1 I

OFF

  • l T OFF DC INPUTS AC INPUTS 9

TURN-OFFTIME OF THE INPUT BUFFERS

A.-3 8502 8 4 7 5 2 APPENDIX A 7.0 Bibliography

1. Digital Design for Interfe 'nce Specifications.Dr. R.K.
2. A Simple Method of Estimating Crosstalk. Symposium on Electromagnetic C.R.

Paul.

Proceedings, IEEE Compatibility.

pp. 430 - 435.

August 1983.

3. Electromagnetic Interfarence and Solid State Protective Relays.

Transactions on Power and L.L. Mankoff, IEEEvol. PAS-96 no.4, Jul/Aug 1977.

W.C. Kotheimer Apparatus and Systems.

Fifth Ed., 1972.

4. Reference Data for Radio Engineers, H.P. Westman, Editor.

pp. 6 - 11, 12.

a 9.

- - _ _. -.